A new low distortion class-D switching power amplifier (PA) is presented using a double-band hysteresis control (DBHC) technique. This PA utilizes two Schmitt trigger comparators to realize 4-level comparison. The THD is lowered due to reduction of overshoot and Hysteresis-band. Simulation results, using a 0.13 μm CMOS technology, show that in this PA the THD is improved, while it supports relatively high output power. The performance of DBHC-PA is also experimentally tested and its operation is verified by a PCB prototype amplifier. Measurements illustrate 58% THD improvement compared to conventional class-D PA.
Introduction
Simultaneous fulfilling of high linearity and high efficiency is a significant challenge in the design of power amplifiers. To increase the efficiency, Class-D switching power amplifier (D-PA) has been introduced [1] . However, the main drawbacks of basic D-PA are large total harmonic distortion (THD) and high switching frequency requirement [2] . Also, obtaining good linearity for high fidelity systems is a challenge [3, 4, 5] .
A conventional method for THD reduction is based on negative feedback rectangular wave delta modulation (RWDM) [6] (Fig. 1 (a) ). The error signal variation is limited to Schmitt trigger Hysteresis-band (HB), which in turn defines the variation boundaries of output inductor (L) current. RWDM forces the load current to follow the input reference. The THD of the load current is defined by:
where I s is the RMS value of the load current and I s1 is the RMS value of its fundamental component. The load current can be derived in Fourier series as:
Thus, I s and I s1 in Eq. (1) can be expressed by:
By comparing the THD of two cases with different Hysteresis-band, it is clear that I S1 is the same for both cases. However, I S will increase with increasing Hysteresis-band. Therefore, considering Eq. (1), with narrower Hysteresis-band a smaller THD is achieved. In RWDM PAs, the delay time of comparator and gate drivers, t d , results in overshoot from Hysteresis-band as shown in Fig. 1 (b) , which in turn increases the THD of amplifier. Assuming a sinusoidal input signal, this overshoot is:
where k is the gain of PA and V dd denotes the supply voltage. Eq. (4) shows that by lowering the level of V dd , the overshoot is decreased. This, however, reduces the output current slope, decreasing the maximum frequency of the input signal [3] . Therefore, in conventional RWDM structure, a trade-off exists between the maximum input frequency and THD.
In this paper, we propose a double-band hysteresis control RWDM (DBHC-RWDM) scheme based on multi-level supply voltage. This solves the above trade-off problem by lowering the overshoot without decreasing the maximum input frequency, as explained in the next section. Fig. 1 (c) illustrates the proposed DBHC-PA structure, which is obtained by interposing an additional inner-band between the main bands of hysteresis. The operation is shown in Fig. 1 (e) . In this PA, the output inductor current with high-slope (low-slope) is used for coarse (fine) tracking of the input reference.
Proposed Class-D Structure
The slope of output inductor current is determined by the supply voltage levels. Note that fine tracking with lower current slope reduces the overshoot of hysteresis-band and THD. Here four supply voltages ±E H and ±E L are utilized, which will be connected to node-X as the state of switches M1, PA operation for one cycle is described below. As shown in Fig. 1 (e) , at the start of coarse tracking, t 0 , the inductor current is lower than inner Hysteresis-band, and therefore, the output of both Schmitt triggers are in the high state. Thus, M1 is turned on and node-X is connected to +E H . In this case, the inductor current increases with a high-slope. As inductor current exceeds the inner band at t 1 , the signal U 2 becomes low after delay t d , while the signal U 1 remains high. As a result, M1 is turned off and M2 is turned on. Therefore, the node-X is connected to +E L and fine tracking is started, in which the current of inductor is increased by a lowslope until it reaches outer Hysteresis-band. After t d , both signals U 1 and U 2 are in the low state. Now the logic circuit turns off M2 and turns on M3. So the node-X is connected to −E H and coarse tracking is started. In this case, the inductor current is decreased with high-slope until it crosses inner Hysteresis-band at t 3 . After t d , U 2 goes high while U 1 is still low. Now the logic circuit turns off M3 and turns on M4. Thus, the node-X is connected to −E L and fine tracking will start. Thus, the inductor current decreases with the low-slope until it crosses outer Hysteresis-band at t 4 . After t d both U 1 and U 2 are in the high state. These four phases are cyclically repeated during PA operation. 
The difference current value is (2H B + H L ). Thus:
T 1 can be obtained as:
When the output current reaches to P 2 , i L (t) is in upper boundary of inner and outer Hysteresis-band. So, the output current changes from +H B to +(H B + H L ) with the low slope. This time interval is called T 2 :
By using a similar method, T 3 and T 4 are obtained by:
Thus, by neglecting t d , the switching frequency can be obtained from:
Assuming a sinusoidal approximation for load voltage, i.e. V o (t) = k · sin(ωt), we have:
The exteremums of Eq. (11) can be found as:
The average switching frequency (ASF) over the time of t 0 to t 0 + 2π/ω is: Fig. 2 (e) shows the switching frequency, given by Eq. (11), versus ωt for DBHC and RWDM structures. This figure illustrates that the operating frequency is input signal dependent. The maximum switching frequency (MSF) and ASF for proposed amplifier are approximately %20 lower than that of conventional RWDA structure.
CMOS Circuits
To verify the effectiveness of the DBHC structure in Fig. 1 (c) , a switching DBHC-RWDM amplifier is designed and compared to conventional structure, shown in Fig. 1 (a) , using a 0.13 μm CMOS technology. Fig. 2 (a) shows the schematic of Schmitt trigger hysteresis comparator used in the DBHC amplifier. To increase the comparator resolution, a high open-loop gain is required that is obtained by utilizing multistage structure. The hysteresis is Fig. 2 (a) , is a wide-bandwidth gainstage which operates as a level-shifter. This stage is essential for setting the input common-mode voltage to an appropriate value. The last stage is a standard CMOS inverter pair which acts as a supper buffer. The switches in DBHC output-stage have a large width to minimize the on resistance of the switches. Therefore, the total gate capacitance is large and a driver is required between the logic circuit and the gate driver. The logic circuit is shown in Fig. 1 (d) and the input/output signals are illustrated in Fig. 1 (e) . The logic circuit converts the Schmitt trigger output signal into non-overlap signals, which control the output-stage CMOS transistors via driver stage.
Simulation and Experimental Results
The performance of the proposed amplifier has been examined by simulations.
The results are compared to that of RWDM amplifier. Comparison is made in terms of harmonic contents and switching frequency. Fig. 2 (b) and (c) show the output current waveforms of the amplifiers for 0.5 V peak-to-peak output, 1 kHz sinusoidal input, and the corresponding output spectrums. These figures also illustrate the harmonic distribution for DBHC and RWDM amplifiers. For the same maximum current error, the DBHC results in lower switching frequency (SF) and better THD performance compared to RWDM. In addition, the third-harmonic component is significantly suppressed in DBHC amplifier, giving rise to better linearity. Fig. 3 (a) shows the Hysteresis-band versus t d , assuming that Hysteresis-band of RWDM and outer band of DBHC are at the same boundary, i.e. H L + H B = H 0 . According to Fig. 3 (a) , HB in RWDM increases with a higher rate than in DBHC. Fig. 3 (b) shows the THD versus t d . According to this figure, the DBHC generally shows a lower THD compared to RWDM. From simulations, the average percentage of improvement in MSF, ASF, THD, and switching loss of the DBHC amplifier against RWDM are 20%, 20%, 58%, and 8%, respectively. To examine the performance of DBHC amplifier, a printed circuit board (PCB) prototype, shown in Fig. 3 (c) , is built and experimental results are extracted. The design specifications are as follows: E H = ±6 V, E L = ±5 V, and L = 10 nH. The measurements show that the average per- Fig. 3. a) Comparison of HB for RWDM and DBHC structures versus t d b) THD versus variation of delay for RWDM and DBHC c) prototype PCB centage of improvement in MSF, ASF, THD, and switching loss of the DBHC amplifier against RWDM are, respectively, 18%, 18%, 50%, and 6%.
Conclusion
A new low distortion class-D Power amplifier (PA) structure is designed based on a double-band hysteresis control technique, using a 0.13-μm CMOStechnology. This structure reduces the relationship between the circuit delay and output current overshoot, and exhibits an improved performance compared to conventional RWDM-PA. The new structure is mathematically analyzed and the equations are given for switching frequency. The new PA operation is verified by a PCB prototype amplifier. Simulations and experimental results show that the PA typically improves the THD by 58%.
